

<HVIC>

M81748FP

1200V HIGH VOLTAGE HALF BRIDGE DRIVER

DESCRIPTION


M81748FP is high voltage Power MOSFET and IGBT gate driver for half bridge applications.

FEATURES


- •Floating supply voltage up to 1200V
- •Low quiescent power supply current
- •Separate sink and source current output up to ±2A (typ)
- •Active Miller clamp NMOS with sink current up to 2A (typ)
- •Input noise filters (HIN,LIN,FO)
- •Desat detection and protection with output soft shutdown
- Under voltage lockout
- Synchronization signal to synchronize shutdown with other phases
- •24-Lead SSOP PACKAGE

APPLICATIONS

Power MOSFET and IGBT gate driver for Medium and Micro inverter or general purpose.



BLOCK DIAGRAM



M81748FP

1200V HIGH VOLTAGE HALF BRIDGE DRIVER

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings indicate limitation beyond which destruction of device may occur. All voltage parameters are absolute voltage reference to GND unless otherwise specified.


Symbol	Parameter	Test conditions	Raitings	Unit
V _B	High side floating supply absolute voltage		-0.5~1224	V
Vs	High side floating supply offset voltage		V _B -24∼V _B +0.5	V
V_{BS}	High side floating supply voltage	V _{BS} =V _B -V _S	-0.5~24	V
V_{HO}	High side output voltage		V _S -0.5∼V _B +0.5	V
V_{HCLAMP}	High side CLAMP input/output voltage		V _S -0.5∼V _B +0.5	V
V _{HDESAT}	High side DESAT input/otuput voltage		V _S -0.5∼V _B +0.5	V
V _{CC}	Low side fixed supply voltage		-0.5~24	V
V_{LO}	Low side output voltage		-0.5~V _{CC} +0.5	V
V_{LCLAMP}	Low side CLAMP input/output voltage		-0.5~V _{CC} +0.5	V
V_{LDESAT}	Low side DESAT input/output voltage		-0.5~V _{CC} +0.5	V
V _{IN}	Logic input voltage	HIN, LIN	-0.5~V _{CC} +0.5	V
V_{FO}	FO input/output voltage		-0.5~V _{CC} +0.5	V
dV _S /dt	Allowable offset voltage slew rate	V _S –GND and PGND	±50	V/ns
Pd	Package power dissipation	Ta= 25°C ,On our standard PCB	~1.11	W
Kq	Linear derating factor	Ta≧25°C ,On our standard PCB	~11.1	mW/°C
Rth(j-a)	Junction-ambient air thermal resistance	On our standard PCB	~90	°C/W
Tj	Junction temperature		-40~125	°C
Topr	Operation temperature		-40~105	°C
Tstg	Storage temperature	On PCB	-55~150	°C
TL	Solder reflow condition	Pb-free	255:10s, max260	°C

RECOMMENDED OPERATING CONDITIONS


For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to GND unless otherwise specified.

Symbol	Devenuetos	Took conditions		Limits			
	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V _B	High side floating supply absolute voltage		V _S +13.5	V _S +15	V _S +20	V	
Vs	High side floating supply offset voltage	V _{BS} > 13.5V	-5	-	900	V	
V _{BS}	High side floating supply voltage	V _{BS} =V _B -V _S	13.5	15	20	V	
V_{HO}	High side output voltage		Vs	-	V _S +20	V	
V_{HCLAMP}	High side CLAMP input/output voltage		Vs	-	V _S +20	V	
V _{HDESAT}	High side DESAT input/output voltage		Vs	-	V _S +20	V	
V _{CC}	Low side fixed supply voltage		13.5	15	20	V	
V_{LO}	Low side output voltage		0	-	V_{CC}	V	
V_{LCLAMP}	Low side CLAMP input/output voltage		0	-	V _{CC}	V	
V_{LDESAT}	Low side DESAT input/otuput voltage		0	-	V _{CC}	V	
V _{IN}	Logic input voltage	HIN, LIN,	0	-	V _{cc}	V	
V_{FO}	FO input/output voltage		0	-	V _{CC}	V	

THERMAL DERATING FACTOR CHARACTERISTIC (MAXIMUM RATING)



TYPICAL CONNECTION



Note: If HVIC is working in high noise environment, it is recommended to connect a 1nF ceramic capacitor to FO pin. It is recommended to connect PGND pin to Emitter and Power GND(N). If PGND pin is not connected to Power GND(N), please pay attention to a noise between PGND pin and Power GND(N).

M81748FP

1200V HIGH VOLTAGE HALF BRIDGE DRIVER

ELECTRICAL CHARACTERISTICS (Ta=25°C, VCC=VBS (=VB-VS)=15V, unless otherwise specified) Limits Symbol Parameter Test conditions Unit Min. Typ. Max. V_B = V_S = 1200V 10 High side leakage current IFS uΑ HIN = LIN = 0V 0.7 1.4 I_{BS} V_{BS} quiescent supply current mA HIN = LIN = 0V 1.2 2.4 Icc Vcc quiescent supply current mA Io = 20mA, HO, LO 14.5 V Vон High level output voltage V $I_0 = -20mA$, HO, LO Vol Low level output voltage 0.5 HIN, LIN ٧ High level input threshold voltage 4.0 V_{IH} 1.0 ٧ V_{IL} Low level input threshold voltage HIN, LIN 0.6 $V_{IN} = 5V$ 1.0 1.4 lн High level input bias current mΑ $V_{IN} = 0V$ 0.00 0.01 I_{1L} Low level input bias current 0.00 mΑ 100 HIN on-pulse 500 ns 100 500 HIN off-pulse ns 100 LIN on-pulse 500 ns tFilter Input signals filter time 100 ns LIN off-pulse 500 FO off-pulse 100 _ 500 ns High side active Miller clamp NMOS input Vнст V_{IN} = 0V 3.0 4.0 V threshold voltage Low side active Miller clamp NMOS input V_LCT $V_{IN} =$ 0V 3.0 4.0 V threshold voltage Active Miller clamp NMOS filter time V_{IN} = T_W 0V 400 ns 0.4 ٧ Volfo Low level FO output voltage I_{FO} = 1mA 4.0 ٧ V_{IHFO} High level FO input threshold voltage 1.0 ٧ V_{ILFO} Low level FO input threshold voltage V_{BSuvr} V_{BS} supply UV reset voltage 10.5 11.5 12.5 V V_{BSuvt} V_{BS} supply UV trip voltage 9.7 10.7 11.7 ٧ V_{BS} supply UV hysteresis voltage 0.4 8.0 V_{BSuvh} V_{BSuvh} = V_{BSuvr}-V_{BSuvt} V tV_{BSuv} V_{BS} supply UV filter time 4 8 16 us Low side VCC POR trip voltage 7.0 9.0 11.0 V_{LPOR} Output high level short circuit pulsed HO(LO) = 0V, $V_{IN} = 5V$, $PW \le 10us$ Іон 1.6 2.0 Α current Output low level short circuit pulsed HO(LO) = 15V, $V_{IN} = 0V$, $PW \le 10us$ -1.6 -2.0 Α I_{OL1} current Active Miller clamp NMOS output low HCLAMP(LCLAMP) = 15V, V_{IN} = 0V, PW -1.6 -2.0 Α I_{OL2} level short circuit pulsed current ≦ 10us tdLH(HO) High side turn-on propagation delay HO short to HCLAMP, CL = 1nF 0.7 1.0 1.3 us tdHL(HO) High side turn-off propagation delay HO short to HCLAMP, CL = 1nF 0.7 1.0 1.3 us LO short to LCLAMP, CL = 1nF 0.7 1.0 1.3 tdLH(LO) Low side turn-on propagation delay us 0.7 1.3 tdHL(LO) Low side turn-off propagation delay LO short to LCLAMP, CL = 1nF 1.0 us 20 40 tr Output turn-on rise time CL = 1nF 5 ns CL = 1nF 20 40 tf Output turn-off fall time 5 ns Delay matching, high side turn-on and DtdLH 0.00 tdLH(HO)-tdHL(LO) -0.150.15 us low side turn-off Delay matching, high side turn-off and DtdHL -0.15 0.00 tdLH(LO)-tdHL(HO) 0.15 us low side turn-on $V_{DESAT} = \overline{2V}$ -0.13 -0.24 -0.33 Blanking Capacitor Charging Current mΑ Blanking Capacitor Discharge Current $V_{DESAT} = 7V$ 10 30 mΑ I_{DSCHG} V_{DESAT} **DESAT Threshold** 6.5 7.5 6 V CI = 1nFDESAT Sense to 90%VO Delay 0.17 0.34 t_{DESAT(90%)} us DESAT Sense to 10%VO Delay CL= 1nF 0.30 0.60 us HDESAT Sense to Low Level FAULT Signal $R_{\rm F} = 15 k\Omega$ 0.40 0.50 us t_{DESAT(FAULT)_H} Delay LDESAT Sense to Low Level FAULT Signal $R_F = 15k\Omega$ 0.25 0.50 us t_{DESAT(FAULT)_L} Delay **DESAT Sense to DESAT Low Propagation** $C_{DESAT} = 1nF$ 0.25 t_{DESAT(LOW)} us Delay FO timer CFO=1nF 110 us

Note: Typ is not specified

FUNCTION TABLE (Q: Keep previous status)

HIN	LIN	FO (Input)	HDESAT	LDESAT	V _{BS} / UV	НО	LO	FO (Output)	Behavioral status
L	L	-	L	L	Н	L	L	Н	
L	Н	-	L	L	Н	L	Н	Н	
Н	L	-	L	L	Н	Н	L	Н	
Н	Н	-	L	L	Н	L	L	Н	Interlock active
Н	Х	-	Н	Χ	Н	L	L	L	Hige side DESAT
Х	Н	-	Х	Н	Н	L	L	L	Low side DESAT
Х	Х	Ĺ	Х	Х	Χ	Ĺ	Ĺ	-	Output shuts down when FO = L
Х	Н	-	L	L	L	L	Н	Н	V _{BS} power reset is tripping when LIN = H


Note1: "L" status of VBS/UV indicates a high side UV condition.

Note2 : In the case of both input signals (HIN and LIN) are "H", output signals (HO and LO) keep previous status.

Note3 : X (HIN) : $L \rightarrow H$ or $H \rightarrow L$. Other : H or L.


Note4: Output signal (HO) is triggered by the edge of input signal.

Note5 : Please see FUNCTIONAL DESCRIPTION 7(p.8) for detailed sequences of desaturation




FUNCTIONAL DESCRIPTION

1. INPUT/OUTPUT TIMING DIAGRAM



2. INPUT/OUTPUT TIMING DIAGRAM

When the input signals (HIN/LIN) are high level at the same time, the outputs (HO/LO) shuts down.




Note1: The minimum input pulse width at HIN/LIN should be to more than 500ns (because of HIN/LIN input noise filter circuit).

Note2: Delay times between input and output signals are not shown in the figure above.

3. FO INPUT TIMING DIAGRAM

When FO is pulled down to low level in case the FO of other phases becomes low level (fault happened) or the MCU/DSP sets FO to low level, the outputs (HOUT, LOUT) of the driver will be shut down. As soon as FO goes high again, the output will respond to the following active input signal.




Note1: Delay times between input and output signals are not shown in the figure above.

Note2: The minimum FO pulse width should be more than 500ns (because of FO input filter circuit).

4. LOW SIDE VCC SUPPLY POWER RESET SEQUENCE


When the VCC supply voltage is lower than power reset trip voltage, the power reset gets active and the outputs (LOUT) become "L". As soon as the VCC supply voltage goes higher than the power reset trip voltage, the outputs will respond to the following active input signals.



Note1: Delay times between input and output signals are not shown in the figure above

5. HIGH SIDE VBS SUPPLY UNDER VOLTAGE LOCKOUT SEQUENCE

When VBS supply voltage drops below the VBS supply UV trip voltage and the duration in this status exceeds the VBS supply UV filter time, the output of the high side is locked. As soon as the VBS supply voltage rises above the VBS supply UV reset voltage, the output will respond to the following active HIN signal.



Note1: Delay times between input and output signals are not shown in the figure above.


M81748FP

1200V HIGH VOLTAGE HALF BRIDGE DRIVER

6. POWER START-UP SEQUENCE

At power supply start-up the following sequence is recommended when bootstrap supply topology is used.


- ① Apply VCC.
- 2 Make sure that FO is at high level.
- ③ Set LIN to high level and HIN to low level so that bootstrap capacitor could be charged.
- 4 Set LIN to low level.



Note: If two power supply are used for supplying VCC and VBS individually, it is recommended to set VCC first and then set VBS.


7. DESATURATION DETECTION AND HIGH CURRENT PROTECTION

HDESAT(LDESAT) detects the IGBT Vce voltage. When the IGBT is ON and the DESAT voltage exceeds DESAT threshold voltage, HO(LO) output slowly falls to a low level to softly turn-off the IGBT and prevent high di/dt noises. And FO output falls to a low level to transmit the fault signal to the micro controller. Once the fault condition is detected, all input signals are ignored during the tFO period to complete the soft shutdown.




8. ACTIVE MILLER CLAMP NMOS OUTPUT TIMING DIAGRAM

The structure of the output driver stage is shown in following figure. This circuit structure employs a solution for the problem of the Miller current through Cres in IGBT switching applications. Instead of driving the IGBT gate to a negative voltage to increase the safety margin, this circuit structure uses a NMOS to establish a low impedance path to prevent the self-turn-on due to the parasitic Miller capacitor in power switches.




When HIN/LIN is at low level and the voltage of the VOUT (IGBT gate voltage) is below active Miller clamp NMOS input threshold voltage, the active Miller clamp NMOS is being turned on and opens a low resistive path for the Miller current through Cres.



Active Miller clamp NMOS keeps turn-on if Tw does not exceed active Miller clamp NMOS filter time


INTERNAL DIODE CLAMP CIRCUITS FOR INPUT AND OUTPUT




ENVIRONMENTAL CONSCIOUSNESS

M81748FP is compliant with the Restriction of the Use of Certain Hazardous Substances in Electrical and Electronic Equipment (RoHS) directive 2011/65/EU+(EU)2015/863.

PACKAGE OUTLINE





Recommended Mount Pad

SYMBOLS	DIMENSIONS IN MILLIMETERS							
STIVIDOLS	MIN	NOM	MAX					
e1	-	7.62	_					
12	1.27	_	-					
е	_	0.8	-					
b2	_	0.5	-					

The above is one example.

Please design the mount pad with your evaluation.

Main Revision for this Edition

			Revision
Rev.	Date	Pages	Points
Α	3 Feb. 2015	-	New making
В	22 Nov. 2016	2	RECOMMENDED OPERATING CONDITIONS: Maximum voltage of $V_{\rm BS}$ is changed to 20V from 16.5V. Maximum voltage of $V_{\rm CC}$ is changed to 20V from 16.5V.
С	28 Apr. 2021	-	Update format
D	2 Jul 2024	- 3 4	"Active Miller effect clamp." was changed to "Active Miller clamp." Removed the Zener diode between HDESAT and VS and between LDESAT and PGND. The standard value of "Active Miller clamp NMOS filter time(Tw)" has been added.

Important Notice

The information contained in this datasheet shall in no event be regarded as a guarantee of conditions or characteristics. This product has to be used within its specified maximum ratings, and is subject to customer's compliance with any applicable legal requirement, norms and standards.

Except as otherwise explicitly approved by Mitsubishi Electric Corporation in a written document signed by authorized representatives of Mitsubishi Electric Corporation, our products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

In usage of power semiconductor, there is always the possibility that trouble may occur with them by the reliability lifetime such as Thermal Cycle or others, or when having assembling stress (e.g. high temperature of reflow process, or rinse after the reflow), or when used under special operating conditions (e.g. rise/fall time of the power supply voltage, or excessive voltage/current injection), or when used under special circumstances (e.g. condensation, high humidity, dusty, salty, highlands, environment with lots of organic matter / corrosive gas / explosive gas, or situations which terminals of semiconductor products receive strong mechanical stress). Therefore, please pay sufficient attention to such circumstances. Further, depending on the technical requirements, our semiconductor products may contain environmental regulation substances, etc. If there is necessity of detailed confirmation, please contact our nearest sales branch or distributor.

The contents or data contained in this datasheet are exclusively intended for technically trained staff. Customer's technical departments should take responsibility to evaluate the suitability of Mitsubishi Electric Corporation product for the intended application and the completeness of the product data with respect to such application. In the customer's research and development, please evaluate it not only with a single semiconductor product but also in the entire system, and judge whether it's applicable. As required, pay close attention to the safety design by installing appropriate fuse or circuit breaker between a high voltage/large current power supply and power semiconductor products(e.g. IGBT, MOSFET) to prevent secondary damage. Please also pay attention to the application note and the related technical information.

Publication Date: Jul. 2024

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- •These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- •Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- •All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
- Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.MitsubishiElectric.com/).
- •When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- •Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- •The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- •If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or re-export contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- •Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.