WINSTAR Display

OLED SPECIFICATION

Model No:

WEP012864U-CTP



General Specification

| Item | Dimension | Unit | |
|------------------|---------------------------------------|----------|--|
| Dot Matrix | 128 x 64 Dots | | |
| Module dimension | 82.0 × 47.5 × 8.65 Max. | mm | |
| Active Area | 61.41 × 30.69 | mm | |
| Pixel Size | 0.45 × 0.45 | mm | |
| Pixel Pitch | 0.48 × 0.48 | mm | |
| Display Mode | Passive Matrix | | |
| Display Color | Monochrome | | |
| Drive Duty | 1/64 Duty | | |
| OLED IC | SSD1357 | | |
| Gray Scale | 4 bits | | |
| OLED Interface | 8-bits 6800 and 8080 parallel, 4-line | SPI, I2C | |
| Size | 2.7 inch | | |

| CTP IC | GT911 |
|---------------|--------------|
| Detect Point | 1 |
| CTP Interface | I2C |
| Surface | Normal Glare |

Contour Drawing & Block Diagram 74.8±0.1(CG) (64.41 FR VA) 82±0.5 63.41±0.2(CG VA) 5.69 77 8,65 Max. 14.37 P2.54*(24-1)=58.42 2.5 10.29 61.41(AA) 4.05±0.4 24-Ø1.0 PTH 24-Ø1.8 PAD -PTH Cover Glass (t=0.7)32.69 ±0.2(CG VA) (33.69 FR VA) Active Area 2.7" 30.69(AA) Dots 128*64 2.5 77 (1.5) (74 FR) Component Area (Height=3.1 Max) SYMBOL PIN SYMBOL PIN SYMBOL VSS DB2 17 CS# 128*64 0.48 VDD 10 18 NC DB3 0.03 NC 11 DB4 BS2 COM64 SA127+SB127+SC127 12 D/C# DB5 20 BS1 Detail DOTS R/W#(WR#) 13 DB6 21 TP SCK Scale 10/1 E(/RD#) 14 22 TP_SDA DB7 23 TP_INT 15 NC DB0 RES# 24 TP_RST DB1 16

SEG & COM Layout

The non-specified tolerance of dimension is ± 0.3 mm.

Interface Pin Function

| N | o. Syn | ıbol | Function | | | | |
|---|----------|--|--|--|--|--|--|
| • | 1 VS | SS | This is a ground pin. | | | | |
| 2 | 2 VE | DD | Power supply pin for core logic operation | | | | |
| ; | 3 N | С | Reserved Pin The N.C. pin between function pins is reserved for compatible and flexible design. | | | | |
| 4 | 4 D/ | C# | This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to VSS. | | | | |
| , | ^ | N # R#) | This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS. | | | | |
| | 6 E/F | RD# | This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS. | | | | |
| | | 30 | These pine are hi directional data has connecting to the MCLI data has | | | | |
| | <u> </u> | | These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. | | | | |
| | | DB2 Unused pins are recommended to tie LOW. DB3 When serial interface mode is selected, D0 will be the serial clock input | | | | | |
| | | 34 34 | SCLK; D1 will be the serial data input: SDIN. | | | | |
| | | When I2C mode is selected, D2, D1 should be tied together and serve as | | | | | |
| | | 36 | SDAout, SDAin in application and D0 is the serial clock input, SCL. | | | | |
| - | _ | 37 | | | | | |
| 1 | 5 N | С | No connection | | | | |

| 16 | RES# | This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation. | | | |
|----|--------|--|------------|---------------------------------|--|
| 17 | CS# | Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low. | | | |
| 18 | NC | No connection | | | |
| 19 | BS2 | Communicating Protocol Select. | | | |
| 20 | BS1 | I hese pins are MCU in I2C 4-wire Serial 8-bit 8080 Parallel 8-bit 6800 Parallel | BS1 1 0 1 | See the following table: BS2 | |
| 21 | TP_SCK | I2C clock signal | | | |
| 22 | TP_SDA | I2C data signal | | | |
| 23 | TP_INT | Interrupt signal, active low, asserted to request Host start a new transaction | | | |
| 24 | TP_RST | External reset signal, a | active low | | |

Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
|--------------------------|--------|------|-----|------|
| Supply Voltage for Logic | VDD | -0.3 | 4.0 | V |
| Operating Temperature | TOP | -20 | +70 | °C |
| Storage Temperature | TSTG | -30 | +80 | °C |

Electrical Characteristics

DC Electrical Characteristics

| Item | Symbol | Condition | Min | Тур | Max | Unit |
|--------------------------------------|--------|------------|---------|-----|---------|------|
| Supply Voltage for Logic | VDD | V - | 2.8 | 3.0 | 3.3 | V |
| High Level Input | VIH | Y _ | 0.8×VDD | _ | _ | V |
| Low Level Input | VIL | _ | _ | _ | 0.2×VDD | V |
| High Level Output | VOH | _ | 0.9×VDD | _ | _ | V |
| Low Level Output | VOL | _ | _ | _ | 0.1×VDD | V |
| 50% Check Board operating Current | IDD | VDD =3V | _ | 160 | 240 | mA |