

WINSTAR Display Co.,Ltd. 華凌光電股份有限公司





WEB: <a href="https://www.winstar.com.tw">https://www.winstar.com.tw</a> E-mail: sales@winstar.com.tw

#### **SPECIFICATION**

**MODULE NO.:** W012864C2

# **General Specification**

Item	Dimension	Unit
Number of Dots	128 x 64 dots	_
Module dimension	55.2x 39.8 x 6.5(MAX)	mm
View area	45.2 x 27.0	mm
Active area	40.92 x 24.28	mm
Dot size	0.28 x 0.34	mm
Dot pitch	0.32 x 0.38	mm
Duty	1/64 , 1/9 Bias	
Backlight Type	LED	
IC	ST7565P	
Interface	6800/8080/4-Line SPI	

# **Absolute Maximum Ratings**

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	$T_{\mathrm{OP}}$	-20	_	+70	S
Storage Temperature	$T_{ST}$	-30	_	+80	$^{\circ}$
Power Supply Voltage	VDD	-0.3	_	3.6	V
Power supply voltage (VDD standard)	V0, VOUT	-0.3	_	14.5	V
Power supply voltage (VDD standard)	V1, V2, V3, V4	-0.3	ح	V0+0.3	V

### **Electrical Characteristics**

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	$V_{DD}$ - $V_{SS}$		2.7	3.0	3.3	V
		Ta=-20°C		_		V
Supply Voltage For LCM	VOP	Ta=25°C	9.4	9.6	9.8	V
		Ta=70°C	_	_	_	V
Input High Volt.	$V_{ m IH}$	_	$0.8~\mathrm{V_{DD}}$	_	$V_{DD}$	V
Input Low Volt.	$V_{\mathrm{IL}}$	_	Vss	_	$0.2~\mathrm{V_{DD}}$	V
Output High Volt.	$V_{\mathrm{OH}}$	_	$0.8~\mathrm{V_{DD}}$	_	$V_{DD}$	V
Output Low Volt.	V <sub>OL</sub>	_	Vss	_	$0.2V_{\mathrm{DD}}$	V
Supply Current(No include	I	V 2.0V		0.40	1.0	
LED Backlight)	$ m I_{DD}$	$V_{DD}=3.0V$		0.49	1.0	mA

### **Interface Pin Function**

Pin No.	Symbol	Level	Description					
1	IRS	I	This terminal selects the resistors for the V0 voltage level adjustment.  IRS = "H": Use the internal resistors  IRS = "L": Do not use the internal resistors. The V0 voltage level is regulated by an external resistive voltage divider attached to the VR terminal					
2	/HPM	I	crystal d	This is the power control terminal for the power supply circuit for liquid crystal drive.  /HPM = "H": Normal mode /HPM = "L": High power mode (Default)				
3	P/S	I	P/S = "H P/S = "L The follo P/S "H" "L"	"H" A0 D0 to D7 /RD, /WR X				
4	C86	I	With serial data input, It is impossible read data from RAM  This is the MPU interface selection pin.  C86 = "H": 6800 Series MPU interface.					
5	VR	I	C86 = "L": 8080 Series MPU interface  Output voltage regulator terminal. Provides the voltage between VSS and V0 through a resistive voltage divider.  IRS = "L": the V0 voltage regulator internal resistors are not used.  IRS = "H": the V0 voltage regulator internal resistors are used.					
6~10	V0~V4	Power Supply	This is a multi-level power supply for the liquid crystal drive.					
11	VRS	Power Supply	This is the internal-output VREG power supply for the LCD power supply voltage regulator.					
12	CAP4+	О	DC/DC voltage converter.					
13	CAP2-	О	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2P terminal.					

DC/DC voltage converter. Connect a capacitor between this terminal and the CAPIN terminal.	14	CAP2+	О	DC/DC voltage converter. Connect a capacitor between this terminal and
the CAPIN terminal.  16 CAPI- 17 CAP3+ 18 CAP5+ 19 O DC/DC voltage converter. Connect a capacitor between this terminal and the CAPIN terminal.  18 CAP5+ 19 VOUT 10 DC/DC voltage converter.  19 VOUT 20 VSS 20 Power Supply 21 VDD 22-29 D7-D0 23 J/O 24 VDD 25 Power Supply 26 Power Supply 27 Power Supply 28 Power Supply 29 Power Supply 29 Power Supply 20 VSS 20 J/O 20 J/O 21 VDD 20 J/O 21 VDD 20 Data bus line  - When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L".  - When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  - When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  - When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 8080 MPU and decides the access type:  When R/W = "H": Read.  Wh				the CAP2N terminal.
DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1P terminal.  DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.  DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.  DC/DC voltage converter. Connect a capacitor between this terminal and vas or VDD  VSS Power Supply  DC/DC voltage converter. Connect a capacitor between this terminal and vas or VDD  To voltage converter. Connect a capacitor between this terminal and vas or VDD  DC/DC voltage converter. Connect a capacitor between this terminal and vas or VDD  To voltage converter. Connect a capacitor between this terminal and vas or VDD  To voltage converter. Connect a capacitor between this terminal and vas or VDD  To voltage converter. Connect a capacitor between this terminal and vas or VDD  To voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.  To voltage converter. Connect a capacitor between this terminal and the capacitor between this terminal and the CAP1N transminal and the CAP1N t	15	CAP1+	O	
the CAPIP terminal.    CAP3+				
the CAP1P terminal.  DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.  DC/DC voltage converter.  DC/DC voltage converter. Connect a capacitor between this terminal and vss or VDD  VSS  Power Supply  - When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L".  When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.	16	CAP1-	O	DC/DC voltage converter. Connect a capacitor between this terminal and
the CAPIN terminal.  18 CAP5+ O DC/DC voltage converter.  19 VOUT O DC/DC voltage converter. Connect a capacitor between this terminal and vss or VDD  20 VSS Power Supply  21 VDD Power Supply  22-29 D7-D0 I/O Data bus line  • When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L".  • When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  • When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "H": Read.  When R/W = "H": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.				
the CAP1N terminal.  DC/DC voltage converter.  DC/DC voltage converter. Connect a capacitor between this terminal and vss or VDD  VSS Power Supply  Power Supply  Power Supply  Power Supply  1 VDD Data bus line  • When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L".  • When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  • When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  • When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type: When R/W = "H": Read.  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.	17	CAP3+	0	DC/DC voltage converter. Connect a capacitor between this terminal and
VOUT   O   DC/DC voltage converter. Connect a capacitor between this terminal and vss or VDD				the CAP1N terminal.
VSS Power Supply  21 VDD Power Supply  22~29 D7~D0 I/O Data bus line  *When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L".  *When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  *When connected to 8080 series MPU, this pin is treated as the "E" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  *When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  33 /RES I When RES is set to "L", the setting are initialized.	18	CAP5+	O	DC/DC voltage converter.
vss or VDD  VSS Power Supply  Power Supply  21 VDD Power Supply  22~29 D7~D0 I/O Data bus line  • When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L". • When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  • When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal. • When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read. When R/W = "H": Read. When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data. A0 = "L": Indicates that D0 to D7 are control data.  33 /RES I When RES is set to "L", the setting are initialized.	10	VOUT	0	DC/DC voltage converter. Connect a capacitor between this terminal and
20 VSS Supply 21 VDD Power Supply  22~29 D7~D0 I/O Data bus line  • When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L". • When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  • When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal. • When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read. When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  33 /RES I When RES is set to "L", the setting are initialized.	17	VO01		vss or VDD
22~29 D7~D0 I/O Data bus line  *When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L".  *When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  *When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  *When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.	20	VSS		Ground
22~29 D7~D0 I/O Data bus line  * When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L".  * When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  * When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  * When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  33 /RES I When RES is set to "L", the setting are initialized.	21	VDD	Power	Power sumly
• When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L".  • When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  • When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  • When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "H": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.	21		Supply	1 Ower suppry
signal of the 8080 MPU and is LOW-active.  The data bus is in an output status when this signal is "L".  When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.	22~29	D7~D0	I/O	Data bus line
The data bus is in an output status when this signal is "L".  • When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  • When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  • When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				• When connected to 8080 series MPU, this pin is treated as the "/RD"
• When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  • When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  • When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				signal of the 8080 MPU and is LOW-active.
* When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active.  This is the enable clock input terminal of the 6800 Series MPU.  * When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  * When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.	20	/RD(E)	_	The data bus is in an output status when this signal is "L".
This is the enable clock input terminal of the 6800 Series MPU.  • When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  • When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read. When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.	30		1	• When connected to 6800 series MPU, this pin is treated as the "E"
• When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  • When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				signal of the 6800 MPU and is HIGH-active.
signal of the 8080 MPU and is LOW-active.  The signals on the data bus are latched at the rising edge of the /WR signal.  When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read. When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				This is the enable clock input terminal of the 6800 Series MPU.
The signals on the data bus are latched at the rising edge of the /WR signal.  When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				• When connected to 8080 series MPU, this pin is treated as the "/WR"
31 /WR(R/W)  I signal.  • When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				signal of the 8080 MPU and is LOW-active.
• When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read. When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.		/WR(R/W)	I	The signals on the data bus are latched at the rising edge of the /WR
when connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				signal.
signal of the 6800 MPU and decides the access type:  When R/W = "H": Read.  When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.	31			• When connected to 6800 series MPU, this pin is treated as the "R/W"
When R/W = "L": Write.  This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				
This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				When R/W = "H": Read.
and it determines whether the data bits are data or command.  A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.				When $R/W = L$ ": Write.
A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  NES I When RES is set to "L", the setting are initialized.				This is connect to the least significant bit of the normal MPU address bus,
A0 = "H": Indicates that D0 to D7 are display data.  A0 = "L": Indicates that D0 to D7 are control data.  When RES is set to "L", the setting are initialized.	22	A0	.0 I	and it determines whether the data bits are data or command.
A0 = "L": Indicates that D0 to D7 are control data.  NRES I When RES is set to "L", the setting are initialized.	32			A0 = "H": Indicates that D0 to D7 are display data.
33 /RES I When RES is set to "L", the setting are initialized.	N Y			
	33	/RES	I	
	34	/CS1	I	This is the chip select signal.

## **Contour Drawing**

