



WINSTAR Display Co.,Ltd.
華凌光電股份有限公司



Winstar Display Co., LTD

華凌光電股份有限公司

WEB: <https://www.winstar.com.tw> E-mail: sales@winstar.com.tw



SPECIFICATION

MODULE NO.:

WO12864D2

General Specification

Item	Dimension	Unit
Number of Dots	128 x 64 dots	—
Module dimension	90.0 x 52.8 x 6.6	mm
View area	70.7 x 38.8	mm
Active area	66.52 x 33.24	mm
Dot size	0.48 x 0.48	mm
Dot pitch	0.52 x 0.52	mm
Duty	1/64 , 1/9 Bias	
Backlight Type	LED	
IC	ST7565P	
Interface	6800/8080/4-Line SPI	

Absolute Maximum Ratings

Item	Symbol	Min	Typ	Max	Unit
Operating Temperature	T_{OP}	-20	—	+70	°C
Storage Temperature	T_{ST}	-30	—	+80	°C
Power Supply Voltage	VDD	-0.3	—	3.6	V
Power supply voltage (VDD standard)	V0, VOUT	-0.3	—	14.5	V
Power supply voltage (VDD standard)	V1, V2, V3, V4	-0.3	—	V0+0.3	V

Electrical Characteristics


Item	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage For Logic	$V_{DD}-V_{SS}$	—	2.7	3.0	3.3	V
Supply Voltage For LCM	V_0-V_{SS}	$T_a=-20^{\circ}\text{C}$	10.0	10.2	10.4	V
		$T_a=25^{\circ}\text{C}$	9.8	10.0	10.2	V
		$T_a=70^{\circ}\text{C}$	9.6	9.8	10.0	V
Input High Volt.	V_{IH}	—	0.8 V_{DD}	—	V_{DD}	V
Input Low Volt.	V_{IL}	—	V_{SS}	—	0.2 V_{DD}	V
Output High Volt.	V_{OH}	—	0.8 V_{DD}	—	V_{DD}	V
Output Low Volt.	V_{OL}	—	V_{SS}	—	0.2 V_{DD}	V
Supply Current (LED backlight is not included)	I_{DD}	$V_{DD}=3.0\text{V}$		0.6	1	mA

Interface Pin Function

Pin No.	Symbol	Level	Description
1	/CS1		This is the chip select signal. When /CS1 = "L", then the chip select becomes active, and data/command I/O is enabled.
2	/RES		When /RES is set to "L", the settings are initialized.
3	A0		This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0 = "H": Indicates that D0 to D7 are display data. A0 = "L": Indicates that D0 to D7 are control data.
4	/WR(R/W)		When connected to an 8080 MPU, this is active LOW. (R/W) This terminal connects to the 8080 MPU /WR signal. The signals on the data bus are latched at the rising edge of the /WR signal. When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When R/W = "H": Read. When R/W = "L": Write.
5	/RD(E)		When connected to an 8080 MPU, this is active LOW. (E) This pin is connected to the /RD signal of the 8080 MPU, and the ST7565P series data bus is in an output status when this signal is "L". When connected to a 6800 Series MPU, this is active HIGH. This is the 6800 Series MPU enable clock input terminal.
6	DB0		This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data Bus.
7	DB1		
8	DB2		
9	DB3		
10	DB4		
11	DB5		
12	DB6		
13	DB7		
14	VDD		Shared with the MPU power supply terminal VDD. (3.3 V)
15	VSS		This is a 0V terminal connected to the system GND.
16	VOUT		DC/DC voltage converter. Connect a capacitor between this terminal and VSS.

17	CAP5+		DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal.																														
18	CAP3+		DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal.																														
19	CAP1-		DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.																														
20	CAP1+		DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal.																														
21	CAP2+		DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal.																														
22	CAP2-		DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.																														
23	CAP4+		DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal.																														
24	VRS		This is the externally-input VREG power supply for the LCD power supply voltage regulator.																														
25	V4		This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on Vss, and must maintain the relative magnitudes shown below.																														
26	V3																																
27	V2																																
28	V1																																
29	V0		$V0 \geq V1 \geq V2 \geq V3 \geq V4 \geq V_{ss}$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. <table><tr><td></td><td>1/65 DUTY</td><td>1/49 DUTY</td><td>1/33 DUTY</td><td>1/55 DUTY</td><td>1/53 DUTY</td></tr><tr><td>V1</td><td>8/9*V0, 6/7*V0</td><td>7/8*V0, 5/6*V0</td><td>5/6*V0, 4/5*V0</td><td>7/8*V0, 5/6*V0</td><td>7/8*V0, 5/6*V0</td></tr><tr><td>V2</td><td>7/9*V0, 5/7*V0</td><td>6/8*V0, 4/6*V0</td><td>4/6*V0, 3/5*V0</td><td>6/8*V0, 4/6*V0</td><td>6/8*V0, 4/6*V0</td></tr><tr><td>V3</td><td>2/9*V0, 2/7*V0</td><td>2/8*V0, 2/6*V0</td><td>2/6*V0, 2/5*V0</td><td>2/8*V0, 2/6*V0</td><td>2/8*V0, 2/6*V0</td></tr><tr><td>V4</td><td>1/9*V0, 1/7*V0</td><td>1/8*V0, 1/6*V0</td><td>1/6*V0, 1/5*V0</td><td>1/8*V0, 1/6*V0</td><td>1/8*V0, 1/6*V0</td></tr></table>		1/65 DUTY	1/49 DUTY	1/33 DUTY	1/55 DUTY	1/53 DUTY	V1	8/9*V0, 6/7*V0	7/8*V0, 5/6*V0	5/6*V0, 4/5*V0	7/8*V0, 5/6*V0	7/8*V0, 5/6*V0	V2	7/9*V0, 5/7*V0	6/8*V0, 4/6*V0	4/6*V0, 3/5*V0	6/8*V0, 4/6*V0	6/8*V0, 4/6*V0	V3	2/9*V0, 2/7*V0	2/8*V0, 2/6*V0	2/6*V0, 2/5*V0	2/8*V0, 2/6*V0	2/8*V0, 2/6*V0	V4	1/9*V0, 1/7*V0	1/8*V0, 1/6*V0	1/6*V0, 1/5*V0	1/8*V0, 1/6*V0	1/8*V0, 1/6*V0
	1/65 DUTY	1/49 DUTY	1/33 DUTY	1/55 DUTY	1/53 DUTY																												
V1	8/9*V0, 6/7*V0	7/8*V0, 5/6*V0	5/6*V0, 4/5*V0	7/8*V0, 5/6*V0	7/8*V0, 5/6*V0																												
V2	7/9*V0, 5/7*V0	6/8*V0, 4/6*V0	4/6*V0, 3/5*V0	6/8*V0, 4/6*V0	6/8*V0, 4/6*V0																												
V3	2/9*V0, 2/7*V0	2/8*V0, 2/6*V0	2/6*V0, 2/5*V0	2/8*V0, 2/6*V0	2/8*V0, 2/6*V0																												
V4	1/9*V0, 1/7*V0	1/8*V0, 1/6*V0	1/6*V0, 1/5*V0	1/8*V0, 1/6*V0	1/8*V0, 1/6*V0																												
30	VR		Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. IRS = “L” : the V5 voltage regulator internal resistors are not used . IRS = “H” : the V5 voltage regulator internal resistors are used .																														
31	C86		This is the MPU interface switch terminal. C86 = “H”: 6800 Series MPU interface. C86 = “L”: 8080 MPU interface.																														

32	P/S	<p>This is the parallel data input/serial data input switch terminal.</p> <p>P/S = “H”: Parallel data input.</p> <p>P/S = “L”: Serial data input.</p> <p>The following applies depending on the P/S status:</p> <table><tr><th>P/S</th><th>Data/Command</th><th>Data</th><th>Read/Write</th><th>Serial Clock</th></tr><tr><td>“H”</td><td>A0</td><td>D0 to D7</td><td>\overline{RD}, \overline{WR}</td><td>X</td></tr><tr><td>“L”</td><td>A0</td><td>SI (D7)</td><td>Write only</td><td>SCL (D6)</td></tr></table> <p>When P/S = “L”, D0 to D5 may be “H”, “L” or Open.</p> <p>RD (E) and WR (R/W) are fixed to either “H” or “L”.</p> <p>With serial data input, It is impossible read data from RAM .</p>	P/S	Data/Command	Data	Read/Write	Serial Clock	“H”	A0	D0 to D7	\overline{RD} , \overline{WR}	X	“L”	A0	SI (D7)	Write only	SCL (D6)
P/S	Data/Command	Data	Read/Write	Serial Clock													
“H”	A0	D0 to D7	\overline{RD} , \overline{WR}	X													
“L”	A0	SI (D7)	Write only	SCL (D6)													
33	/HPM	<p>This is the power control terminal for the power supply circuit for liquid crystal drive.</p> <p>HPM = “H”: Normal mode</p> <p>HPM = “L”: High power mode</p>															
34	IRS	<p>This terminal selects the resistors for the V5 voltage level adjustment.</p> <p>IRS = “H”: Use the internal resistors</p> <p>IRS = “L”: Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal</p>															



PIN NO	SIGNAL	PIN NO	SIGNAL
1	$\overline{\text{CS1}}$	18	CAP3+
2	$\overline{\text{RES}}$	19	CAP1-
3	A0	20	CAP1+
4	$\overline{\text{WR}}$ (R/W)	21	CAP2+
5	$\overline{\text{RD}}$ (E)	22	CAP2-
6	DB0	23	CAP4+
7	DB1	24	VRS
8	DB2	25	V4
9	DB3	26	V3
10	DB4	27	V2
11	DB5	28	V1
12	DB6	29	V0
13	DB7	30	VR
14	V _{DD}	31	C86
15	V _{SS}	32	P/S
16	V _{OUT}	33	$\overline{\text{HPM}}$
17	CAP5+	34	IRS

The non-specified tolerance of dimension is $\pm 0.3\text{mm}$.