



IAUC90N10S5N062

OptiMOS™-5 Power-Transistor




Features


- OptiMOS™ - power MOSFET for automotive applications
- N-channel - Enhancement mode - Normal level
- AEC Q101 qualified
- MSL1 up to 260°C peak reflow
- Green product (RoHS compliant)
- 100% Avalanche tested
- Feasible for automatic optical inspection (AOI)

Product Summary

V_{DS}	100	V
$R_{DS(on)}$	6.2	mΩ
I_D	90	A



Type	Package	Marking
IAUC90N10S5N062	PG-TDSON-8	5N10N062



Maximum ratings, at $T_J=25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current ¹⁾	I_D	$T_C=25\text{ °C}$, $V_{GS}=10\text{ V}$	90	A
		$T_C=100\text{ °C}$, $V_{GS}=10\text{ V}$	66	
Pulsed drain current ¹⁾	$I_{D,pulse}$	$T_C=25\text{ °C}$	360	
Avalanche energy, single pulse ¹⁾	E_{AS}	$I_D=45\text{ A}$	112	mJ
Avalanche current, single pulse	I_{AS}	-	47	A
Gate source voltage	V_{GS}	-	±20	V
Power dissipation	P_{tot}	$T_C=25\text{ °C}$, $T_J=175\text{ °C}$	115	W
Operating and storage temperature	T_J , T_{stg}	-	-55 ... +175	°C

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

Thermal characteristics¹⁾

Thermal resistance, junction - case	R_{thJC}	-	-	-	1.3	K/W
Thermal resistance, junction - ambient, leaded	R_{thJA}	6 cm ² cooling area ²⁾	-	-	50	

Electrical characteristics, at $T_j=25\text{ °C}$, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=1mA$	100	-	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=59\mu A$	2.2	3.0	3.8	
Zero gate voltage drain current	I_{DSS}	$V_{DS}=100V, V_{GS}=0V, T_j=25\text{ °C}$	-	-	1	μA
		$V_{DS}=100V, V_{GS}=0V, T_j=125\text{ °C}^{1)}$	-	-	20	
Gate-source leakage current	I_{GSS}	$V_{GS}=20V, V_{DS}=0V$	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=6V, I_D=23A$	-	6.5	7.8	m Ω
		$V_{GS}=10V, I_D=45A$	-	5.2	6.2	
Gate resistance ¹⁾	R_G		-	1	-	Ω



Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

Dynamic characteristics¹⁾

Input capacitance	C_{iss}	$V_{GS}=0\text{ V}, V_{DS}=50\text{ V},$ $f=1\text{ MHz}$	-	2519	3275	pF
Output capacitance	C_{oss}		-	403	524	
Reverse transfer capacitance	C_{rss}		-	20.5	31	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=50\text{ V}, V_{GS}=10\text{ V},$ $I_D=90\text{ A}, R_G=3.5\Omega$	-	6	-	ns
Rise time	t_r		-	2	-	
Turn-off delay time	$t_{d(off)}$		-	10	-	
Fall time	t_f		-	8	-	

Gate Charge characteristics¹⁾

Gate to source charge	Q_{gs}	$V_{DD}=50\text{ V}, I_D=45\text{ A},$ $V_{GS}=0\text{ to }10\text{ V}$	-	12	16	nC
Gate to drain charge	Q_{gd}		-	7.6	11.4	
Gate charge total	Q_g		-	36	48	
Gate plateau voltage	$V_{plateau}$		-	4.7	-	V

Reverse Diode


Diode continuous forward current ¹⁾	I_S	$T_C=25^\circ\text{C}$	-	-	90	A
Diode pulse current ¹⁾	$I_{S,pulse}$		-	-	360	
Diode forward voltage	V_{SD}	$V_{GS}=0\text{ V}, I_F=45\text{ A},$ $T_J=25^\circ\text{C}$	-	0.9	1.1	V
Reverse recovery time ¹⁾	t_{rr}	$V_R=50\text{ V}, I_F=50\text{ A},$ $di_F/dt=100\text{ A}/\mu\text{s}$	-	47	-	ns
Reverse recovery charge ¹⁾	Q_{rr}		-	61	-	nC

¹⁾ Defined by design. Not subject to production test.

²⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.


1 Power dissipation

$$P_{\text{tot}} = f(T_C); V_{\text{GS}} \geq 6 \text{ V}$$



2 Drain current


$$I_D = f(T_C); V_{\text{GS}} \geq 6 \text{ V}$$



3 Safe operating area

$$I_D = f(V_{\text{DS}}); T_C = 25^\circ\text{C}; D = 0$$


parameter: t_p



4 Max. transient thermal impedance

$$Z_{\text{thJC}} = f(t_p)$$


parameter: $D = t_p/T$



5 Typ. output characteristics

$I_D = f(V_{DS}); T_j = 25^\circ\text{C}$


parameter: V_{GS}



6 Typ. drain-source on-state resistance

$R_{DS(on)} = f(I_D); T_j = 25^\circ\text{C}$


parameter: V_{GS}



7 Typ. transfer characteristics


$I_D = f(V_{GS}); V_{DS} = 6\text{ V}$

parameter: T_j



8 Typ. drain-source on-state resistance


$R_{DS(on)} = f(T_j); I_D = 45\text{ A}; V_{GS} = 10\text{ V}$



9 Typ. gate threshold voltage


$$V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$$

parameter: I_D



10 Typ. capacitances


$$C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$$



11 Typical forward diode characteristics

$$I_F = f(V_{SD})$$


parameter: T_j



12 Typ. avalanche characteristics

$$I_{AS} = f(t_{AV})$$

parameter: $T_{j(start)}$






IAUC90N10S5N062

13 Typical avalanche energy


$$E_{AS} = f(T_j)$$

parameter: I_D



14 Drain-source breakdown voltage


$$V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$$




15 Typ. gate charge

$$V_{GS} = f(Q_{gate}); I_D = 45 \text{ A pulsed}$$

parameter: V_{DD}



16 Gate charge waveforms



Technical drawing of a 2x2 array of micro-devices. The drawing includes a top view, a side view, and a cross-sectional view. The top view shows a square array with dimensions 5.15±0.1 mm and 6.44±0.1 mm. It features a central square area with a diameter of 0.25±0.1 mm and a thickness of 0.13±0.1 mm. The side view shows a height of 1±0.1 mm and a width of 5.48±0.1 mm. The cross-sectional view shows a width of 4.3±0.1 mm and a height of 3.8±0.1 mm. The drawing also includes a table of dimensions and a table of material properties.

Symbol	Value	Unit
1	0.44±0.1	mm
2	0.13±0.1	mm
3	0.9±0.1	mm
4	0.4±0.1	mm
5	4.3±0.1	mm
6	0.8±0.1	mm
7	3.8±0.1	mm
8	5.48±0.1	mm
9	1±0.1	mm
10	5.15±0.1	mm
11	6.44±0.1	mm
12	0.25±0.1	mm

Symbol	Value	Unit
1	0.25	mm
2	0.03	mm
3	0.03	mm
4	0.03	mm
5	0.03	mm
6	0.03	mm
7	0.03	mm
8	0.03	mm
9	0.03	mm
10	0.03	mm
11	0.03	mm
12	0.03	mm

-
- Figure 1 shows the dimensions of the PCB layout. The top view (a) includes dimensions for the copper layer, solder mask, and stencil apertures. The bottom view (b) includes dimensions for the solder mask and stencil apertures. The legend indicates: copper (solid grey), solder mask (hatched), and stencil apertures (diagonal lines).



Published by
Infineon Technologies AG
85579 Neubiberg, Germany

© Infineon Technologies AG 2019
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances.

For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.

If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History

Version	Date	Changes
Revision 1.0	23.07.2019	Final Data Sheet