PD - 94962

# IRF530NPbF

HEXFET® Power MOSFET





- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free


#### **Description**

Advanced HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.







#### **Absolute Maximum Ratings**

	Parameter	Max.	Units	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	17		
I <sub>D</sub> @ T <sub>C</sub> = 100°C Continuous Drain Current, V <sub>GS</sub> @ 10V		12	A	
I <sub>DM</sub>	Pulsed Drain Current ①	60		
P <sub>D</sub> @T <sub>C</sub> = 25°C	Power Dissipation	70	W	
	Linear Derating Factor	0.47	W/°C	
$V_{GS}$	Gate-to-Source Voltage	± 20	V	
I <sub>AR</sub>	Avalanche Current①	9.0	A	
E <sub>AR</sub>	Repetitive Avalanche Energy①	7.0	mJ	
dv/dt	Peak Diode Recovery dv/dt ③	7.4	V/ns	
TJ	Operating Junction and	-55 to + 175		
T <sub>STG</sub>	Storage Temperature Range		°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )		
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)		
i		I I	1	

#### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		2.15	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient		62	

# IRF530NPbF

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	100			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.11		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			90	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 9.0A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
9fs	Forward Transconductance	12			S	V <sub>DS</sub> = 50V, I <sub>D</sub> = 9.0A⊕
I <sub>DSS</sub>	Drain-to-Source Leakage Current			25	μA	V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V
יטאי	Brain to Godice Edunage Guiterit			250	μΛ	$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 150^{\circ}C$
Lana	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
Qg	Total Gate Charge			37		$I_D = 9.0A$
Q <sub>gs</sub>	Gate-to-Source Charge			7.2	nC	$V_{DS} = 80V$
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge			11		V <sub>GS</sub> = 10V, See Fig. 6 and 13
t <sub>d(on)</sub>	Turn-On Delay Time	_	9.2			$V_{DD} = 50V$
t <sub>r</sub>	Rise Time		22		ns	$I_D = 9.0A$
t <sub>d(off)</sub>	Turn-Off Delay Time		35		] 113	$R_G = 12\Omega$
t <sub>f</sub>	Fall Time		25			V <sub>GS</sub> = 10V, See Fig. 10 ④
1 -	Internal Drain Inductance		4.5			Between lead,
L <sub>D</sub>	Internal Drain Inductance		7.0		nH	6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance		7.5			from package
						and center of die contact
C <sub>iss</sub>	Input Capacitance		920			$V_{GS} = 0V$
Coss	Output Capacitance		130			$V_{DS} = 25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		19		pF	f = 1.0MHz, See Fig. 5
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>②</sup>		340⑤	93@	mJ	I <sub>AS</sub> = 9.0A, L = 2.3mH

### **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current		17	7 A	MOSFET symbol	
	(Body Diode)				showing the	
I <sub>SM</sub>	Pulsed Source Current		60	, ,	integral reverse	
	(Body Diode)①		60		p-n junction diode.	
V <sub>SD</sub>	Diode Forward Voltage			1.3	V	$T_J = 25$ °C, $I_S = 9.0$ A, $V_{GS} = 0$ V ④
t <sub>rr</sub>	Reverse Recovery Time		93	140	ns	$T_J = 25^{\circ}C, I_F = 9.0A$
Q <sub>rr</sub>	Reverse Recovery Charge		320	480	nC	di/dt = 100A/µs ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- $\begin{tabular}{ll} \begin{tabular}{ll} \beg$
- $\label{eq:loss} \begin{array}{l} \text{ } 3 \text{ } I_{SD} \leq 9.0A, \ di/dt \leq 410A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \\ T_{J} \leq 175^{\circ}C \end{array}$
- 4 Pulse width  $\leq 400 \mu s$ ; duty cycle  $\leq 2\%$ .
- ⑤ This is a typical value at device destruction and represents operation outside rated limits.
- $\mbox{\em (G)}$  This is a calculated value limited to  $T_J=175\ensuremath{^{\circ}C}$  .

# IRF530NPbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics







Fig 3. Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage





Fig 8. Maximum Safe Operating Area

# IRF530NPbF



**Fig 9.** Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

# IRF530NPbF

## Peak Diode Recovery dv/dt Test Circuit



\* Reverse Polarity of D.U.T for P-Channel



\*\*\*  $V_{GS}$  = 5.0V for Logic Level and 3V Drive Devices


Fig 14. For N-channel HEXFET® power MOSFETs

## IRF530NPbF



## TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



- 2 CONTROLLING DIMENSION : INCH
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.


## TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789

ASSEMBLED ON WW 19, 1997

IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead-Free



Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.01/04

Note: For the most current drawings please refer to the IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.